Hardware Engineer, Analog Design
Design and develop analog and mixed-signal circuits, cells, and macros for a novel computing architecture, owning the flow from circuit design and verification through tapeout and silicon bring-up.
Normal is an applied AI company solving the hardest problems in AI and silicon. We build foundational hardware and software for the semiconductor industry, critical AI infrastructure, and the broader systems that power our world, in partnership with the world's most advanced institutions. We work as one team across New York City, Silicon Valley (Mountain View), and London.
Hybrid: 3 days a week in the office, in Mountain View, New York or London.
As a Custom Memory Design Engineer, you will build the custom memories that power our unconventional computing architecture.
You will design unique RAM circuits in various RAM technologies, including SRAMs and DRAMs to support a unique computational architecture. Working alongside silicon architecture, digital design, memory architects, and analog design engineers, you will own the end-to-end development of various RAM circuits, from clean-sheet design through closure and tapeout, and silicon bring-up, unlocking unprecedented throughput-per-watt.
RAM design flow design and methodology: lead the full custom RAM development cycle, from architecture, establishing methodology, tooling, design, to closure
Partnership and Acquisition: Develop or acquire RAM IP for use in Normal Silicon, including RAM PDKs
EDA tooling: Acquire or help direct RAM design EDA tool development
Developed RAM IP from spec to GDSII in modern technologies, taped out and brought up.
Worked on memory technologies (i.e. SRAM, DRAM) at the core level (bitcell arrays and peripheral circuits)
Designed and characterized custom bitcells in schematic and layout
Fluent in the Cadence flow: Virtuoso, Spectre, Assembler, Extraction, Layout, HSMC, Characterization
Deep understanding of noise and variation and their impacts on silicon performance and reliability
Lead, taped out, brought up CIM chips
Experienced and comfortable in a chip measurement environment for debug and characterization
Have used AI and/or scripting languages (i.e. Python, Perl) to automate design flows and data post-processing
Equal Employment Opportunity Statement
Normal Computing is an Equal Opportunity Employer. We celebrate diversity and are committed to creating an inclusive environment for all employees. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status, or any other legally protected status.
Accessibility Accommodations
Normal Computing is committed to providing reasonable accommodations to individuals with disabilities. If you need assistance or an accommodation due to a disability, please let us know at accommodations@normalcomputing.com.
Privacy Notice
By submitting your application, you agree that Normal Computing may collect, use, and store your personal information for employment-related purposes in accordance with our Applicant Privacy Notice.
Design and develop analog and mixed-signal circuits, cells, and macros for a novel computing architecture, owning the flow from circuit design and verification through tapeout and silicon bring-up.
Architect processing-in-memory systems for AI inference, translating novel memory concepts into silicon while owning architecture, data movement, reliability, modeling, and manufacturer relationships through tapeout.
Defines and integrates automotive sensor systems for autonomous driving, translating use cases into requirements and KPIs while evaluating camera, radar, and lidar performance through analysis, testing, and supplier collaboration.
Lead diagnostics strategy and root-cause analysis for driverless vehicle systems, building tools and processes that improve troubleshooting and guide diagnostics development across hardware, software, and operations.
Lead end-to-end architecture for AI compute systems, translating workload needs into system specifications and guiding simulation, design tradeoffs, integration, validation, and rack-scale deployment.