Own verification of compute hardware from block and subsystem testing through full-chip validation, software qualification, coverage closure, and sign-off milestones leading to design freeze and tapeout.
Design Verification Engineer
📜 Description
- Contribute to scalable verification methodology across blocks, subsystems, full-chip, and system-level validation.
- Own subsystem- and chip-level verification execution, including testbenches, tests, and artifacts for coverage closure.
- Plan and lead verification plan, progress, and sign-off reviews through design freeze and tapeout.
- Support silicon validation and post-silicon debug with portable tests and drivers.
🛠️ Requirements
- Concept-to-silicon experience in driving verification from an architecture and/or design specification to production silicon
- Experience with SystemVerilog, Python, C/C++, Bluespec and similar scripting and programming languages for verification and silicon modeling
- Production experience with advanced verification methodologies such as UVM, assertion-based verification (ABV); experience and comfort with formal and simulated verification are required
- Production experience with creating portable tests and drivers for verification that apply to silicon validation and post-silicon debug
- Strong understanding of silicon micro-architecture and design concepts used in high-performance compute (CPUs, GPUs, accelerators), high-speed connectivity, memory management and related functionalities
✨ Benefits
- Time off: 4 weeks PTO (accrued) + 12 company Holidays + up to 3 weeks remote work
- Health: Company-subsidized Medical (Kaiser or Anthem) for employees & dependents
- Guardian Dental and Vision insurances for employee & dependents
- Life insurance (employee only)
- Financial Security: Choose from Roth or pre-tax 401K (or both) with a 5% company contribution (even if you don't contribute)
- 100% company-paid life insurance (up to $300K)
- Long-term disability and travel insurance
- Professional Development: $1500 per year Professional Development Budget
- Team Meals: MatX provides onsite team lunch & dinner Monday - Friday
- Specialty’s or via our reimbursement system
Full job description
What MatX Is Building
MatX's mission is to make the world’s best AI models run as efficiently as allowed by physics, bringing the world years ahead in AI quality and availability. MatX is seeking silicon verification engineers to join our team as we create best-in-class silicon for high-performance and sustainable GenAI. Successful candidates for these roles will be responsible for delivering performant and functionally accurate silicon for MatX products across compute, memory management. High-speed connectivity and other key technologies.
What You'll Do Here
Contribute to MatX’s verification methodology with a scalable solution across blocks, subsystems, fullchip and system-level validation
Own portions of verification execution at subsystem and chip-level and create testbenches, tests and related artifacts to achieve structural and functional coverage closure
Plan and drive intermediate and sign-off reviews on verification test plans, execution progress and verification closure towards various silicon milestones including design freeze and tapeout
Who You Are
Concept-to-silicon experience in driving verification from an architecture and/or design specification to production silicon
Experience with SystemVerilog, Python, C/C++, Bluespec and similar scripting and programming languages for verification and silicon modeling
Production experience with advanced verification methodologies such as UVM, assertion-based verification (ABV); experience and comfort with formal and simulated verification are required
Production experience with creating portable tests and drivers for verification that apply to silicon validation and post-silicon debug
Strong understanding of silicon micro-architecture and design concepts used in high-performance compute (CPUs, GPUs, accelerators), high-speed connectivity, memory management and related functionalities
Familiarity with emulation and prototyping platforms and methodologies is a plus
Hands-on experience with participation in silicon debug and bring-up is a plus
Compensation
The US base salary for this full-time position is determined based on a variety of factors including role, experience, location, job-related skills, and relevant education and training. Career length is only a guideline for compensation.
Early Career - $160,000 - $275,000 + equity
Mid Career - $175,000 - $400,000 + equity
Senior Career - $250,000 - $600,000 + equity
What We Offer
Time off: 4 weeks PTO (accrued) + 12 company Holidays + up to 3 weeks remote work
Health: Company-subsidized Medical (Kaiser or Anthem) for employees & dependents, Guardian Dental and Vision insurances for employee & dependents, and life insurance (employee only), plus HSA and FSA offerings via Lively.
Financial Security: Choose from Roth or pre-tax 401K (or both) with a 5% company contribution (even if you don't contribute), 100% company-paid life insurance (up to $300K), long-term disability and travel insurance.
Professional Development: $1500 per year Professional Development Budget
Team Meals: MatX provides onsite team lunch & dinner Monday - Friday, with your choice of ordering via WeBox, Specialty’s or via our reimbursement system
Commute on Us: We pay 100% for your daily commute. Commute via our company rideshare account, reimburse public transportation, or get a Fasttrak card (or all three)
MatX E[x]tras: $50/mo to use on the perk you value most
Cell & Internet Reimbursement: $35/mo for cellular and $40/mo for wifi
Remote Home Setup: Use our Amazon business account for up to $1000 in office setup purchases.
Mental Wellbeing: 100% paid mental health benefit via SpringHealth and Guardian EAP.
Support to Parents: Up to 12 weeks paid parental leave regardless of path to parenthood, 10 weeks pregnancy disability leave, flexible return-to-work hours, and a $6K Family Fund to cover fertility, surrogacy, adoption, menopausal health, preservation, family counseling and more.
As part of our dedication to the diversity of our team and our focus on creating an inviting and inclusive work experience, MatX is committed to a policy of Equal Employment Opportunity and will not discriminate against an applicant or employee on the basis of race, color, religion, creed, national origin or ancestry, sex, gender, gender identity, gender expression, sexual orientation, age, physical or mental disability, medical condition, marital/domestic partner status, military and veteran status, genetic information or any other legally recognized protected basis under federal, state or local laws, regulations or ordinances.
---------
This position requires access to information that is subject to U.S. export controls. This offer of employment is contingent upon the applicant's capacity to perform job functions in compliance with U.S. export control laws without obtaining a license from U.S. export control authorities.
--------
MatX does not accept unsolicited resumes from individual recruiters or third-party recruiting agencies in response to job postings. No fee will be paid to third parties who submit unsolicited candidates directly to our hiring managers or People team and any resumes submitted are deemed to be the property of MatX.
Similar jobs
Search more Hardware Engineer jobsOwn microarchitecture and RTL for compute silicon, taking blocks and subsystems from architecture through sign-off while driving design reviews, closure, and collaboration across verification, DFT, and physical design.
🟡Desenvolvedor(a) de FPGA - Criptografia e Redes de Alto Desempenho | HÍBRIDO-CAMPINAS/SP
Desenvolve lógica FPGA para criptografia e redes de alto desempenho, desde processamento de pacotes e integração de núcleos criptográficos até verificação, processamento de sinais e suporte à certificação.
Drive camera optical-path integration from requirements and platform bring-up through system-level validation, bridging hardware and software while debugging embedded systems across sensors, firmware, and camera software.
Own and scale 300 mm wafer ATE testing for electronic-photonic integrated circuits, from test-cell qualification and automated measurement development to wafer-data analysis and production transfer.
