Lead security architecture for AI-powered products and internal tools by threat-modeling LLM features and agentic workflows, defining practical guardrails, and guiding teams on AI risks and secure design.
Firmware Architect
📜 Description
- Define firmware architecture for 224G/lane AEC retimers, including boot, configuration, calibration, link training, equalization, FEC, and telemetry.
- Implement IEEE 802.3ck and 802.3dj link training, adaptation algorithms, and fallbacks.
- Own FEC interactions, including KP4 and RS-544, and the predictive telemetry pipeline.
- Lead silicon bring-up in partnership with ASIC design and signal integrity teams.
- Ensure compliance with IEEE 802.3ck/dj, OIF-CEI, CMIS, and OSFP standards.
- Partition hardware-fixed functions from firmware adaptation, including equalization and SNR monitoring.
🛠️ Requirements
- Good knowledge of C (C99, MISRA), assembly for critical paths, Python for tools
- Good knowledge of CI/CD, static analysis, hardware-in-loop tests
- Good understanding of standards implementation (IEEE 802.3, OIF)
- Good knowledge of SerDes architecture (equalization, telemetry, interrupts)
- Self-motivated, with strong sense of ownership and responsibility
- Good communication and reporting skills
- Principal / Senior Staff (8-10 years post-degree)
- 8-10 years embedded firmware in high-speed SerDes/retimer products
- Hands-on PAM4 adaptation (LMS/CMA), FEC (KP4/RS-544)
- Silicon bring-up as lead (first samples to production)
Full job description
At Kandou, we are redefining the economics of AI infrastructure. Our mission is to democratise AI by significantly reducing the Total Cost of Ownership (TCO) of hardware systems — a critical barrier to scalable adoption.
Our proprietary MIMO-over-copper technology powers a high-performance, chiplet-based AI memory fabric that is both scalable and energy-efficient. Unlike traditional interconnects, our solution reduces power consumption significantly while preserving high bandwidth and ultra-low latency — unlocking unprecedented efficiency for AI training and inference at scale.
Kandou’s architecture is not just an incremental improvement — it’s a foundational shift in how AI hardware is built for the future.
We are actively seeking a Firmware Architect based in India (Hyderabad or Bangalore).
Responsibilities:
Define firmware architecture for 224G/lane AEC retimer (boot, config, calibration, link training, equalization, FEC, telemetry)
Implement link training for IEEE 802.3ck (100G/lane) and 802.3dj (200G/lane), including adaptation algorithms and fallbacks
Own FEC interaction (KP4, RS-544) and telemetry pipeline for Predictive Telemetry
Lead silicon bring-up, partnering with ASIC design and signal integrity
Ensure standards compliance (IEEE 802.3ck/dj, OIF-CEI, CMIS, OSFP)
Partition HW-fixed vs. FW-adaptation (equalization, SNR monitoring)
Travel: Up to 15% (silicon bring-up, standards meetings)
Skills:
Good knowledge of C (C99, MISRA), assembly for critical paths, Python for tools
Good knowledge of CI/CD, static analysis, hardware-in-loop tests
Good understanding of standards implementation (IEEE 802.3, OIF)
Good knowledge of SerDes architecture (equalization, telemetry, interrupts)
Self-motivated, with strong sense of ownership and responsibility
Good communication and reporting skills
Experience:
Principal / Senior Staff (8-10 years post-degree)
8-10 years embedded firmware in high-speed SerDes/retimer products
Hands-on PAM4 adaptation (LMS/CMA), FEC (KP4/RS-544)
Silicon bring-up as lead (first samples to production)
IEEE 802.3ck and 802.3dj link training experience
RTOS (FreeRTOS/Zephyr) on constrained MCUs (1MB flash, 256KB RAM)
Education:
BS in Electrical Engineering, Computer Engineering, or Computer Science (MS preferred, DSP/comms focus)
If this is the role you have been looking for and you want to be part of a growing Company, with an exciting future then we would really love to hear from you. Together We Kandou It!
Similar jobs
Search more Architect jobsLeads security architecture and technical direction for secure-by-design government solutions, translating business needs into end-to-end designs, setting security standards, resolving risks and guiding delivery teams.
Lead the design and governance of enterprise-scale data, integration and ICT architectures, translating business needs into secure solutions while advising executives, managing technical risks and guiding delivery.
Lead data and solution architecture across complex programs, translating business and technical needs into secure, integrated ICT designs while guiding governance, delivery, risk decisions, and architecture capability.
Lead end-to-end data, integration and ICT architecture for complex programs, translating business and technical needs into secure solutions while advising executives, guiding governance and building architecture capability.
