Develop embedded robot software that improves real-time field operations, fleet reliability, and field-to-cloud data flow, while integrating hardware and resolving issues across deployed devices.
DFT Engineer CH, UK
π Description
- Implement hierarchical MBIST and scan insertion, scan compression, and BSD.
- Generate ATPG patterns, analyze fault coverage, and work toward high coverage metrics.
- Simulate patterns with timing and define and converge test-mode timing constraints.
- Develop cycle-accurate functional patterns using IJTAG methodology.
- Collaborate with test and production engineering teams to debug and bring up devices at probe and final test.
- Debug silicon issues.
π οΈ Requirements
- Excellent communication skills, and strong team player with can do type of attitude
- Excellent debugging skills
- Good scripting skills to develop automation
- 5+ years of DFT experience including implementation, test pattern development, and simulation
- Proven experience in contributing to DFT solution to complex designs
- Experience working with IJTAG methodologies
- Experience with hierarchical MBIST insertion, hierarchical scan insertion and scan compression methodologies
- Experience in ATPG pattern generation for different kinds of fault models, fault coverage analysis and converging to high coverage metrics
- Good debug capabilities in simulating patterns with timing
- Experience with industry standard EDA tools for DFT, timing, and simulation
Full job description
Challenges are our drive, innovation our calling. We at Kandou are a team of passionate accomplished professionals making a mark in the semiconductor industry. We're an innovative leader in high-speed and energy efficient chip-chip link solutions critical to the evolution of the electronics industry, continuously developing to meet the demands of not just the customers of today, but of tomorrow too. If you love to be part of a high-tech scale-up and are motivated by pushing your limits and challenging the status quo, we have an opportunity for you.
We are actively seeking a resourceful DFT Engineer based in Lausanne, Switzerland or UK
Key Responsibilities:
Hierarchical MBIST and scan insertion, BSD implementation
ATPG pattern generation, coverage analysis, converging to high coverage metrics
Pattern simulations with timing
Defining test mode timing constraints, analyzing the timing reports and converge timing
Developing cycle accurate functional patterns using IJTAG methodology
Closely working with the test and production engineering teams to debug and bring up devices at probe and final test
Debugging silicon issues
Skills:
Excellent communication skills, and strong team player with can do type of attitude
Excellent debugging skills
Good scripting skills to develop automation
Qualifications:
5+ years of DFT experience including implementation, test pattern development, and simulation
Proven experience in contributing to DFT solution to complex designs
Experience working with IJTAG methodologies
Experience with hierarchical MBIST insertion, hierarchical scan insertion and scan compression methodologies
Experience in ATPG pattern generation for different kinds of fault models, fault coverage analysis and converging to high coverage metrics
Good debug capabilities in simulating patterns with timing
Experience with industry standard EDA tools for DFT, timing, and simulation
Knowledge of System Verilog
Education:
Bachelor of Engineering in Electronics and Electrical Engineering, Computer Engineering (equivalent or higher)
Similar jobs
Search more Software Engineer jobsDesign and optimize C++ software for autonomous vehicle ride states and rider-facing features, integrating vehicle systems and cloud services while improving performance, reliability, and safety.
Senior Systems Integration Engineer
Leads integration, verification, and reliability work for automated NGS diagnostic systems, combining hands-on assay testing with validation strategy, risk analysis, design-control documentation, and technical mentorship.
Design and improve NPC gameplay systems for animation, locomotion, and navigation, creating believable movement and interactions while owning features from technical design through implementation, testing, and iteration.
Manage and improve analog and digital EDA environments, developing automated chip-design flows, supporting engineers and vendors, and enabling reliable use of tools and PDKs across advanced technology nodes.
