Waymo is an autonomous driving technology company with the mission to be the world's most trusted driver. Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the Waymo Driver—The World's Most Experienced Driver™—to improve access to mobility while saving thousands of lives now lost to traffic crashes. The Waymo Driver powers Waymo’s fully autonomous ride-hail service and can also be applied to a range of vehicle platforms and product use cases. The Waymo Driver has provided over ten million rider-only trips, enabled by its experience autonomously driving over 100 million miles on public roads and tens of billions in simulation across 15+ U.S. states.
Waymo's Compute Team is tasked with a critical and exciting mission: We deliver the compute platform responsible for running the fully autonomous vehicle’s software stack. To achieve our mission, we architect and create high-performance custom silicon; we develop system-level compute architectures that push the boundaries of performance, power, and latency; and we collaborate closely with many other teammates to ensure we design and optimize hardware and software for maximum performance. We are a multidisciplinary team seeking curious and talented teammates to work on one of the world’s highest performance automotive compute platforms.
This role follows a hybrid work schedule and you will report to a Silicon Engineering Lead.
You will:
You have:
We prefer:
The expected base salary range for this full-time position across US locations is listed below. Actual starting pay will be based on job-related factors, including exact work location, experience, relevant training and education, and skill level. Your recruiter can share more about the specific salary range for the role location or, if the role can be performed remote, the specific salary range for your preferred location, during the hiring process.
Waymo employees are also eligible to participate in Waymo’s discretionary annual bonus program, equity incentive plan, and generous Company benefits program, subject to eligibility requirements.
Desenvolve lógica FPGA para criptografia e redes de alto desempenho, desde processamento de pacotes e integração de núcleos criptográficos até verificação, processamento de sinais e suporte à certificação.
Lead RTL design and integration for next-generation wafer-scale AI processors, driving high-performance, power-efficient chip architecture from specification and microarchitecture through silicon bring-up.
Design and verify digital CMOS circuits and architectures for advanced mixed-signal SoCs, contributing from concept through production while collaborating across engineering teams and supervising junior engineers.
Own the microarchitecture and hands-on RTL delivery of packet-based interconnects for a custom AI accelerator, from performance analysis and verification through physical design, silicon bring-up, and production readiness.
Design and deliver enterprise rack integrations from concept through installation, owning rack layouts, bills of materials, power and cooling analysis, cabling plans, build documentation, and production and customer support.
