🕒 yesterday
Design, build, and own cloud-based wealth management applications using C#,.NET, Azure, and modern front-end technologies, while shaping technical direction, improving engineering quality, and mentoring fellow engineers.
Senior Staff Design Verification Engineer
📅 Apr 15
ASIC VerificationMixed-signal IcsVerilogVHDL
📜 Description
- Develop verification plans aligned with design and system requirements.
- Verify custom mixed-signal ASICs at block and chip level.
- Build UVM testbenches, including infrastructure, scoreboards, checkers, and assertions.
- Create directed and constrained-random tests and drive functional and code coverage closure.
- Triage regressions, analyze failures, and debug functional, timing, and gate-level simulation issues.
- Develop behavioral models and improve verification flows, automation, and methodologies.
🛠️ Requirements
- Bachelor's, Master's, or PhD in Electrical Engineering, Computer Engineering, or a related field.
- Relevant experience: Bachelor's with 10+ years, Master's with 8+ years, or PhD with 6+ years.
- Significant industry experience in silicon design and/or ASIC verification.
- Strong proficiency in Verilog and/or VHDL and SystemVerilog with UVM or OVM/AVM/Vera.
- Solid understanding of digital design principles and system architecture.
- Hands-on experience with testbench architecture, stimulus generation, regression debug, and coverage closure.
- Ability to work effectively in a cross-disciplinary team.
Full job description
For over four decades, Cirrus Logic has been propelled by the top engineers in mixed-signal processing. Our rockstar team thrives on solving complex challenges with innovative end-user solutions for the world's top consumer brands. Cirrus Logic is also known for its award-winning culture, which was built on a foundation of inclusion and fairness, meaningful community engagement, and delivering enjoyable employee experiences at every turn. But we couldn’t do it without our extraordinary workforce – and that’s where you come in. Join our team and help us continue to make Cirrus Logic an exceptional place to grow your career!
We are seeking an experienced and innovative Design Verification Engineer to join a world-class silicon design verification team. This role partners closely with digital and analog designers, systems and applications engineers, firmware/software teams, and manufacturing test to deliver high-quality mixed-signal IC solutions. You will be responsible for end-to-end functional verification across block-level and chip-level designs, contributing to advanced verification methodologies and infrastructure.
This position offers exposure to multiple verification domains including UVM-based testbench development, formal verification, hardware emulation/acceleration, gate-level simulations, and software-driven verification in a highly collaborative and technically rigorous environment.
Responsibilities:
- Develop comprehensive verification plans aligned with design and system requirements.
- Perform functional verification of custom mixed-signal ASICs at block and chip level.
- Design and implement UVM-based testbenches, including infrastructure, scoreboards, checkers, and assertions.
- Create directed and constrained-random test suites to ensure robust functional coverage.
- Implement, analyze, and drive functional and code coverage, including coverage closure.
- Conduct failure analysis, regression triage, and debug, resolving functional and timing-related issues.
- Run and debug gate-level simulations, including timing violations and back-annotation issues.
- Develop and maintain digital and mixed-signal behavioral models to support verification.
- Support verification flow and infrastructure development, including regressions and automation.
- Collaborate cross-functionally with digital/analog design, systems, applications, firmware/software, and manufacturing test teams.
- Contribute to both pre-silicon verification and post-silicon validation efforts.
- Proactively improve verification methodologies, processes, and best practices.
Required Knowledge, Skills, and Experience:
- Bachelor’s, Master’s, or PhD in Electrical Engineering, Computer Engineering, or a related field.
- Bachelor’s with 10+ years of relevant experience.
- Master’s with 8+ years of relevant experience.
- PhD with 6+ years of relevant experience.
- Significant industry experience in silicon design and/or ASIC verification.
- Strong proficiency with HDLs: Verilog and/or VHDL.
- Strong proficiency with HVLs: SystemVerilog with UVM (or OVM/AVM/Vera).
- Solid understanding of digital design principles and system architecture.
- Hands-on experience with:
- Testbench architecture and stimulus generation.
- Regression execution and debug.
- Coverage analysis and closure.
- Ability to work effectively in a cross-disciplinary, team-oriented environment.
Preferred Knowledge, Skills, and Experience:
- Experience verifying mixed-signal ASICs in complex SoC environments.
- Knowledge of signal processing concepts relevant to mixed-signal designs.
- Experience with SystemVerilog Assertions (SVA).
- Exposure to or hands-on experience with:
- Formal verification
- Hardware emulation or acceleration
- Software-driven verification
- Demonstrated ability to evaluate, debug, and improve verification flows and methodologies.
Similar jobs
Search more Software Engineer jobs
🕒 yesterday
Own and launch scheduling and visit-experience projects across member apps, provider tools, and backend services, scaling reliable care workflows and structured visit records across specialties.
🕒 2 days ago
Design and deliver scalable, production-quality cloud-based software, including JVM microservices and data systems, while shaping development practices and mentoring junior engineers.
🕒 2 days ago
Build and operate scalable, cloud-based banking software, owning JVM microservices from design through delivery while improving system availability, code quality, and development practices and mentoring junior engineers.
🕒 2 days ago
Design and maintain automation, analysis tools, and data-quality frameworks that support threat hunting and detection at scale, while partnering with domain experts to improve workflows and software security insights.