Senior Formal Verification Engineer (CH-64001149)

For over four decades, Cirrus Logic has been propelled by the top engineers in mixed-signal processing. Our rockstar team thrives on solving complex challenges with innovative end-user solutions for the world's top consumer brands. Cirrus Logic is also known for its award-winning culture, which was built on a foundation of inclusion and fairness, meaningful community engagement, and delivering enjoyable employee experiences at every turn. But we couldn’t do it without our extraordinary workforce – and that’s where you come in. Join our team and help us continue to make Cirrus Logic an exceptional place to grow your career! #LI-TM1 #LI-Hybrid #HOTT Export control restrictions based upon applicable laws and regulations would prohibit candidates who are nationals of certain embargoed countries from working in this position without Cirrus Logic first obtaining an export license.  Candidates for this role must be able to access technical data without a requirement for an export license. We are unable to sponsor or obtain export licenses for this role. Cirrus Logic strives to select the best qualified applicant for any opening. Different approaches, ideas and points of view are both valued and respected. Employment decisions are made on the basis of job-related criteria without regard to race, color, religion, sex, national origin, age, protected veteran or disabled status, genetic information, or any other classification protected by applicable law.

Responsibilities:

Develop and enhance formal methodologies to be rolled out to the wider design and verification teams and investigate new capabilities based on formal.

Mentor engineers in formal verification, developing their talents and understanding of formal techniques and application of formal methodologies.

Support, and where necessary coach, the verification team to follow, and improve, defined methodology practices.

Develop test plans and verification methodologies to verify the microarchitecture and design.

Perform failure analysis and resolution, coverage analysis, and population.

Implement and improve functional verification.

Required Skills and Qualifications:

Master's degree in Electrical or Computer Engineering with 8+ years or PhD in Electrical or Computer Engineering with 5 +years of formal verification experience.

Proven expertise in designing and implementing formal verification environments for complex IP/module-level designs.

Demonstrated ability to lead and drive the verification process from inception to completion.

Excellent communication skills and a collaborative approach to working with team members.

Proficiency in System Verilog, UVM, or equivalent methodologies.

Familiarity with scripting languages such as Python, Perl, TCL, Bash.

Expertise in formal property languages, with SVA knowledge.

Experience in property-based model-checking.

Knowledgeable in Signal Processing, analog and digital design fundamentals.